Staff System Validation Engineer

Staff Post-Silicon System Validation Engineer Position Summary The Staff Post-Silicon System Validation Engineer is responsible for defining and executing system-level validation strategies for Power Management Devices (PMD), ensuring robust product performance and quality from first silicon through production release. This individual contributor role requires deep expertise in semiconductor validation, power electronics, automation, characterization, and silicon debug.